

CLAIMS:

- 1 1. A Snoop Filter for use in a multi-node processor system including different nodes
2 of multiple processors and corresponding processor caches, comprising:
3 a cache array to store data information in a plurality of lines; and
4 a replacement mechanism responsive to a processor transaction to identify a least-
5 recently-used (LRU) line from the plurality of lines in the cache array for update to reflect lines
that are replaced in one or more processor caches.
2. The Snoop Filter as claimed in claim 1, wherein the processor transaction
indicates one of a processor memory read – as a result of a processor cache MISS (RM), a
processor read for ownership (RO), a clean line replacement (CLR), and a processor write (W).
3. The Snoop Filter as claimed in claim 1, wherein the cache array is a set-
associative cache.
4. The Snoop Filter as claimed in claim 1, wherein the cache array comprises:
a plurality of sets where each set is made up of a number of lines in the Snoop Filter; and
a least-recently-used (PLRU) vector field to select which line or way to replace.

1 5. The Snoop Filter as claimed in claim 4, wherein each set in the cache array has a
2 vector of "n" bits depending on the associativity of the cache which can be decoded to identify
3 the PLRU way within the set.

1 6. The Snoop Filter as claimed in claim 5, wherein each processor transaction
2 includes an address where a portion of the address is used to identify the set (set index), and
3 another portion of the address is used to uniquely identify the line in the Snoop Filter.

1 7. The Snoop Filter as claimed in claim 6, wherein the Pseudo Least-Recently-Used
2 (PLRU) replacement mechanism is configured to determine if there is a HIT or a MISS in
3 response to receipt of the processor transaction, and when there is a HIT, set an entry (way) as a
4 most-recently used (MRU) and update selected LRU bits to their complement, or when there is a
5 MISS, set an entry (way) to MRU.

1 8. The Snoop Filter as claimed in claim 1, wherein the PLRU replacement
2 mechanism is configured to:
3 determine if the processor transaction is one of a processor memory read (RM) and a
4 processor read for ownership (RO);

1 if the processor transaction is one of a processor memory read (RM) and a processor read
2 for ownership (RO), determine if the cache array has a line associated with the processor
3 transaction;

4 if the cache array has a line associated with the processor transaction indicating a HIT
5 condition, select a corresponding entry (way) as a most-recently used (MRU); and

6 if the cache array does not have a line associated with the processor transaction indicating
7 a MISS condition, select a victim entry (way) using a LRU vector and make the victim entry
(way) as MRU.

8
9. The Snoop Filter as claimed in claim 8, wherein the PLRU replacement
mechanism is further configured to:

10 determine if the processor transaction is one of a clean line replacement (CLR) and a
processor write (W); and

11 if the processor transaction is one of a clean line replacement (CLR) and a processor write
12 (W), select a corresponding way as LRU.

13
14 10. A Pseudo Least-Recently-Used (PLRU) replacement method for a multi-node
Snoop Filter including a plurality of lines storing data information, comprising:

15 determining if a processor transaction is one of a processor memory read (RM), a
16 processor read for ownership (RO), a clean line replacement (CLR), and a processor write (W);

1 determining if a Snoop Filter cache array has a line associated with the processor
2 transaction, if the processor transaction is one of the processor memory read (RM) and the
3 processor read for ownership (RO);
4 if the cache array has a line associated with the processor transaction indicating a HIT
5 condition, selecting a corresponding entry (way) as a most-recently used (MRU);
6 if the cache array does not have a line associated with the processor transaction indicating
7 a MISS condition, selecting a victim entry (way) using a LRU vector and making the victim entry
(way) as MRU; and
selecting a corresponding way as LRU, if the processor transaction is one of the clean line
replacement (CLR) and the processor write (W).

11. The Pseudo Least-Recently-Used (PLRU) replacement method as claimed in
claim 10, wherein the Snoop Filter is organized as a set-associative cache.

1 12. The Pseudo Least-Recently-Used (PLRU) replacement method as claimed in
2 claim 11, wherein the Snoop Filter cache comprises:
3 a plurality of sets where each set is made up of a number of lines in the Snoop Filter; and
4 a least-recently-used (PLRU) vector field to select which line or way to replace.

1 13. The Pseudo Least-Recently-Used (PLRU) replacement method as claimed in
2 claim 12, wherein each set in the cache array has a vector of "n" bits depending on the
3 associativity of the cache which can be decoded to identify the PLRU way within the set.

1 14. A multi-node processor system, comprising:
2 one or more processor nodes each including a plurality of processors with processor
3 caches ;
 one or more I/O nodes each including an I/O bridge with a private I/O cache; and
 a Snoop Filter operatively connected to the processor nodes and the I/O nodes to manage
data information related to cache lines in one or more processor caches, said Snoop Filter
comprising a cache array to store data information in a plurality of lines, and a Pseudo Least-
Recently-Used (PLRU) replacement mechanism responsive to a processor transaction to identify
a least-recently-used (LRU) line from the plurality of lines in the cache array for update to reflect
lines that are replaced in one or more processor caches.

1 15. The multi-node processor system as claimed in claim 13, wherein the processor
2 transaction indicates one of a processor memory read – as a result of a processor cache MISS
3 (RM), a processor read for ownership (RO), a clean line replacement (CLR), and a processor
4 write (W).

1 16. The multi-node processor system as claimed in claim 14, wherein the cache array
2 is a set-associative cache.

1 17. The multi-node processor system as claimed in claim 14, wherein the cache array
2 comprises:

3 a plurality of sets where each set is made up of a number of lines in the Snoop Filter; and
4 a least-recently-used (PLRU) vector field to select which line or way to replace.

1 18. The multi-node processor system as claimed in claim 17, wherein each set in the
2 cache array has a vector of "n" bits depending on the associativity of the cache which can be
3 decoded to identify the PLRU way within the set.

1 19. The multi-node processor system as claimed in claim 18, wherein each processor
2 transaction contains an entry address of an entry (way) in the cache array including a memory
3 location tag used to identify a unique cache entry, and a set index used to identify the set of
4 entries.

1 20. The multi-node processor system as claimed in claim 14, wherein the Pseudo
2 Least-Recently-Used (PLRU) replacement mechanism is configured to determine if there is a
3 HIT or a MISS in response to receipt of the processor transaction, and when there is a HIT, set an

1 entry (way) as a most-recently used (MRU) and update selected LRU bits to their complement, or
2 when there is a MISS, set an entry (way) to MRU.

1 21. The multi-node processor system as claimed in claim 14, wherein the PLRU
2 replacement mechanism is configured to:

3 determine if the processor transaction is one of a processor memory read (RM) and a
4 processor read for ownership (RO);

5 if the processor transaction is one of a processor memory read (RM) and a processor read
6 for ownership (RO), determine if the cache array has a line associated with the processor
7 transaction;

8 if the cache array has a line associated with the processor transaction indicating a HIT
9 condition, select a corresponding entry (way) as a most-recently used (MRU); and

10 if the cache array does not have a line associated with the processor transaction indicating
11 a MISS condition, select a victim entry (way) using a LRU vector and make the victim entry
12 (way) as MRU.

1 22. The multi-node processor system as claimed in claim 21, wherein the PLRU
2 replacement mechanism is further configured to:

3 determine if the processor transaction is one of a clean line replacement (CLR) and a
4 processor write (W); and

- 1 if the processor transaction is one of a clean line replacement (CLR) and a processor write
- 2 (W), select a corresponding way as LRU.